wires

summary refs log tree commit diff
path: root/src/main.zig
blob: 3b013e868629081ad3bc037a988a9fcf78358460 (plain) (blame)
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
const mini_uart = @import("mini_uart.zig");
const DtParser = @import("DtParser.zig");

export fn main(dt_base: [*]u8) void {
    mini_uart.enable();

    const dt = DtParser.new(dt_base);

    var mem_rsvmap = dt.memRsvmap();

    while (mem_rsvmap.next()) |rsv_entry| {
        mini_uart.print("addr: 0x{x} size: 0x{x}\n", .{
            rsv_entry.address,
            rsv_entry.size,
        });
    }
    mini_uart.print("0x{x}\n", .{dt.magic()});

    while (true) {}
}